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Abstract: With the scaling of transistor feature size and increased integration density, power density has increased,
resulting in high chip temperature, thus degrading the performance and lifetime of the chip. In this work, an ultralow
power smart temperature sensor employing a frequency locked loop technique is developed in 65 nm standard CMOS
process. The circuit works on the principle of voltage to frequency conversion, exploiting the thermal dependency
of threshold voltage (V th ) of MOS transistors in the subthreshold region. The sensor along with signal conditioning
subcircuits has a low power consumption of 1.92 µ W, while operating over –55

◦

C to +125

◦

C with a conversion rate

of 10K samples/s. The output frequency corresponding to temperature has its temperature coeﬃcient insensitive to
process variation and therefore requires one-point calibration. Due to the simple signal conditioning circuitry, the sensor
consumes an estimated area of 0.003 mm 2 . Since the sensor has all its subcircuits working in the subthreshold region,
it is suitable for low power applications.
Key words: Smart temperature sensor, dynamic thermal management, frequency locked loop, calibration, switched
capacitor, voltage controlled oscillator

1. Introduction
The constant rise in performance demands of multiprocessor system-on-chips (MPSoCs) has led to more
aggressive scaling techniques and increased transistor integration capacity. As a result, the power density and
junction temperature gradient corresponding to ambient temperature of these SoCs is continuously increasing,
as shown in Figure 1. These higher power densities and junction temperature variations degrade the reliability,
lifetime, and performance, while increasing the timing issues, leakage power, gate delay, interconnect resistances,
and cost of MPSoCs [1]. Chip failures of more than 50% happen due to thermal issues [2]. According to the
International Technology Roadmap for Semiconductors (ITRS) estimates, the junction power density of high
performance chips increases from 50 W/cm 2 at 100 nm to 100 W/cm 2 at 14 nm and for 3-D stacked integrated
chips (ICs) it could be approximately 500 W/cm 2 [3]. Therefore, management of temperature has become an
important concern in today’s electronic system design. In this regard, diﬀerent thermal management techniques,
both on-chip as well as oﬀ-chip, were introduced that involve design of “smart” temperature sensors for online
tracking of chip temperature. The design of high performance signal conditioning circuits for temperature sensors
allow a wider deployment of on-chip sensors for better characterization of thermal activity at finer resolutions.
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In addition to low-cost and high performance, the power consumption of smart temperature sensors should be
minimum for low battery-powered portable systems.

Figure 1. Normalized junction temperature increase in CMOS chip [3].

A variety of temperature sensors have been reported based on the thermal dependency of MOS transistors
[4], resistors [5], bipolar transistors [6], and thermal delay lines [7]. The output of these sensors is usually
analogue: temperature dependent current, voltage or frequency, operating in military range (–55
◦

◦

◦

C to +125

C) with typical inaccuracy of ±2 C. To improve the accuracy of these circuits, various readout circuits are used
for calibration, which result in increased cost, area, and power consumption. The bipolar transistors were able
to generate the sensing signal stably with greater sensitivity, but due to their demand of advanced calibration
techniques and nonlinear dependency with temperature, they required bulky output interfaces. This resulted
in trade-oﬀ between power dissipation, temperature inaccuracy, and sensor size. To overcome these issues,
MOSFET-based time to digital converter temperature sensors were introduced [4]. These circuits generated
frequency proportional to temperature, hence avoiding the use of expensive analogue to digital converters
(ADCs) [8]. The MOSFET-based temperature sensors required two point calibration because of increased
nonlinearity in their sensing signals, resulting in more power consumption, area, and cost. Furthermore, a
temperature to frequency-based sensor working in the subthreshold region with single calibration was introduced
in [9]. The control amplifier employed in [9] for a reference signal raised the stability issues over the temperature
range due to the introduction of multiple poles, besides the area and power consumption. Moreover, the
sensitivity and delay of switched capacitors (SCs) are not addressed, resulting in variations in capacitors,
thus increasing the inaccuracy. To solve these problems, a temperature sensor is developed that operates
with low power dissipation and requires one-point calibration. In this paper, a time domain-based CMOS
smart temperature sensor is realized using 65 nm standard CMOS process. The sensor exploits the thermal
dependency of threshold voltage of MOSFET transistors. The dependency of threshold voltage (V T H ) and
2996
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gain factor ( β) of the MOS transistors on temperature is explained by Eq.(1) [8]. The variation in threshold
voltage with temperature is depicted in Figure 2.

Figure 2. Variation of Vth for nMOS device with temperature.

∆Iout
=
Iout

(

1 ∂β
2 ∂VT H
.
+
.
β ∂T
VT H ∂T

)
(1)

where VT H and β are technological parameters for n-channel transistors.
The main contributions of this work are as follows:
• Temperature to frequency-based smart temperature sensors using circuits in weak inversion region, designed for military applications (–55 ◦ C to +125 ◦ C).
• Low power consumption 1.92 µ W at 10K samples/s and very compact area (0.003 mm 2 ) is achieved,
resulting in improvement of greater than 72% of present implementations.
• Single calibration is required.
• Easy integration in any VLSI layout for dynamic thermal management (DTM) techniques.
The structure of this paper is as follows: section 2 explains the working principle of the sensor designed.
Various eﬀects of process, supply voltage, and temperature variations are discussed also. In section 3, the
functionality of the developed prototype is validated using postlayout simulation results. A relative comparison
with similar works is presented in section 4 and finally section 5 contains the conclusion.
2. Circuit description
2.1. Working principle
The functional block diagram of the temperature sensor is shown in Figure 3. It employs the frequency-loop
technique to generate the desired proportional to absolute temperature (PTAT) frequency. The various blocks
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of the temperature sensor are as follows: the PTAT current generator, current subtractor with an integrator,
a voltage controlled oscillator (VCO), and a frequency to current converter. In this circuit, the feedback
loop is implemented through an integrator, subtractor, frequency to current converter, and VCO. The overall
circuit operates as follows: the output currents IP T AT and IOU T generated from the PTAT current source and
frequency to current converter respectively are given to a subtractor. The integrator integrates the diﬀerence
of IP T AT and IOU T to give the output voltage ( VOU T ). This VOU T is proportional to the diﬀerence between
IP T AT and IOU T and is used for biasing the current starved VCO for providing oscillations of frequency fP T AT
proportional to VP T AT .The frequency to current converter used in the feedback loop generates IOU T from
fP T AT , which is again given to the subtractor. This feedback process continues and every time the VOU T is
readjusted and fP T AT keeps on varying proportional to absolute temperature.

Figure 3. Functional block diagram of on-chip temperature sensor.

2.2. Complete circuit configuration
The complete circuit configuration of the temperature sensor is shown in Figure 4. Two cascaded inverters
are used to get nonoverlapping clock signals of fP T AT . These two signals drive the switched capacitors of the
frequency to current converter. The PTAT switched capacitors are driven by the nonoverlapping signals of
reference frequency fref . The aspect ratio of the inverters used in the current starved ring oscillator (CSRO) is
4:1 (i.e. (W /L)P = 8 µm/0.44 µm , (W /L)N = 2 µm/0.44 µm) and that of M 6 and M 5 of the PTAT generator
is 5:1.
The circuit is divided into four stages: stage I is the frequency to current converter followed by the current
subtractor and integrator in stage II. Stage III consists of the IP T AT generator and stage IV includes the VCO.
In order to reduce power consumption all the subcircuits are working in the subthreshold region. The details
of these stages are given below.
2.2.1. Stage I: frequency to current conversion
The frequency-to-current converter is used to get the output current IOU T , which is proportional to the
output oscillation frequency fP T AT obtained from the VCO. The switches of the SC resistor, with resistance
(C1 .fP T AT )
by

−1

, are driven by using the nonoverlapping pulses of fP T AT . The output current (IOU T ) is given

IOU T =

Vref
= C1 fP T AT Vref
RB

(2)

The IOU T is fed back into the current subtractor using a current mirror. Due to the feedback operation, the
PTAT current IP T AT will be equal to the output current IOU T , resulting in oscillations fP T AT . The oscillation
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BASHIR et al./Turk J Elec Eng & Comp Sci

Figure 4. Entire circuit configuration of on-chip temperature sensor.

frequency fP T AT is given by
fP T AT =

C2 fref ηKB T
ln
C1 Vref
q

(

K2
K1

)
(3)

The external sources fref and Vref used here can be clock reference generators or crystal oscillators and
bandgap references, respectively. Since these external references are independent of temperature variations,
the fP T AT will exhibit PTAT characteristics. Due to the positive feedback, the stability of the PTAT circuit is
(
) /(
)
W/
assured as long as loop gain is less than unity, which is possible only if W /L
> 1 [10]. The PTAT
L
5
6
circuit can have another stable state, when the current flowing through it is zero. To guarantee this condition
does not occur, it is necessary to add a startup circuit that only aﬀects the operation when all currents are zero
at startup.
2.2.2. Stage II: subtractor and integrator
The IP T AT generated from the PTAT current generator and the output current IOU T from the frequency to
current converter are given to the current subtractor, which detects the diﬀerence between these two currents.
In order to get the corresponding voltage, VOU T , the diﬀerence current signal is given to the integrator for
integration. Therefore, the resultant VOU T from the integrator will be proportional to the diﬀerence of IP T AT
and IOU T . The carefully designed capacitor C C , shown in Figure 4, makes the feedback loop stable by forming
a loop filter of frequency locked loop. The C C also behaves as a startup circuit, reducing the startup time of
the sensor. Transistor M 12 , shown in Figure 4, is used to minimize the leakage current at high temperatures
and to limit the startup current.
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2.2.3. Stage III: PTAT current generator
The circuit configuration employed here as a PTAT current generator is the same as that described in [10],
shown in Figure 5, where the circuit is used for biasing an operational amplifier to have stable transconductance,
operating in a saturation region. In this work, this circuit is designed in the weak inversion region to generate an
output current, where the resistor is realized using SCs [10]. The SC implemented here is parasitic insensitive
and delay free whose switches (S 1 and S 4 ) are given the fref , whereas switches (S 2 and S 3 ) are given a
¯ ) of fref .
nonoverlapping signal ( fref

Figure 5. PTAT current generator.

In Figure 5, the geometrical ratios of M 1 and M 2 are equal; then I D1 = I D2 , and around the loop
consisting of M 5 , M 6 , and R B , we have
V GS6 = VGS5 + IP T AT RB

(4)

When a MOSFET is operating in the subthreshold region its drain current is an exponential function of the
drain-source voltage V DS and gate-source voltage VGS , and is given by [10]
IDS = IDO

−V DS )
W −VBS [(1/(ηVt ))−(1/Vt )] (
1 − e Vt
e
e(VGS −VT )/(ηVt )
L

(5)

where VT is the threshold voltage and Vt = kT /q , where k is the Boltzmann’s constant (1.387 × 10 −23 V.
C/

◦

K), T is the temperature in degrees Kelvin, and q is the electronic charge (1.6 × 10 −19 C). At room

temperature Vt = 26 mV. The constants IDO (IDO ≈ 20 nA) and η (η = 2) are the process parameters.
Under the assumption VDS > 3Vt , Eq. (5) simplifies considerably to
IDS = KI DO e(VGS −VT )/(nVt )
3000

(6)
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and
IDO ≈

(
)
2
2K (ηVt )
e2

,

(7)

where K is the aspect ratio.
2.2.4. Stage IV: voltage to frequency converter
Voltage to frequency (V/F) conversion is the most economical and simplest technique to obtain analogue-todigital (A/D) conversion. Although V/F converters are slow when compared to A/D converters, they are
quite appropriate for the majority of sensor applications. The output pulsed signals of V/F converters are less
sensitive to a noisy environment than high resolution analogue signals. Ideally, the output frequency fOU T of
the V/F converter is directly proportional to the input voltage bias (VP T AT ), given by
fOU T
Vref
=
fF S
VF S

(8)

where fF S and VF S are the full-scale frequency and input voltage, respectively. For a given linear V/F converter,
ratio fF S /VF S = G is constant and is called a conversion factor; therefore,
fOU T = GVref

(9)

The V/F converter is realized by VCO, which employs a three-stage CSRO, operating in the subthreshold
region of MOS transistors. The VCO generates frequency (fP T AT ) , which is dependent on the VOU T . The
V/F converter is followed by two cascaded inverters to get nonoverlapping fP T AT signals for the SCs, as shown
in Figure 6. The Ibias controlled by the VOU T defines the frequency of oscillations fP T AT of the CSRO.
fP T AT =

Ibias
2nACL VDD

(10)

where n is the number of stages (odd), CL is the load capacitance, VDD is the supply voltage, A is the delay
fitting parameter, and Ibias is the bias current flowing through each inverter, and is given by
(
Ibias = Io exp

VDD − VOU T − VT H
ηVT

)
(11)

2.3. Process and supply variation
Here the eﬀect of process variation on the PTAT current generator, switched capacitors, and output frequency
is analyzed. The process variation causes: 1) threshold voltage mismatch (∆VT H = VT H6 − VT H5 ) in the case
of the PTAT current generator and, 2) variations in switched capacitors (C 1 and C 2 ). Using Eq. (4)

Since I5 = I6 , therefore

VGS6 = VGS5 + IP T AT RB

(12)

(
)
VGS = (ηVT ) ln IDS/KI D0 + VT H

(13)
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Figure 6. 3-stage current starved VCO.
−1

Put this value in Eq. (12) and RB = (C1 · fref )

we get

(
)
IP T AT = ηVT · ln K2/K1 · (C1 · fref )

(14)

Due to the threshold voltage mismatch, the variation in IP T AT is
IP T AT

var

(
)
= ηVT · ln K2/K1 · (C1 · fref ) + (C1 · fref ) ∆V T H

(15)

The additional term on the right side of Eq. (15) defines the threshold mismatch causing an oﬀset in output
current. The PTAT current generator can be stabilized using [10], in which the transconductance of transistors
is matched with the conductance of resistors. Due to this, the transistor’s transconductance will be independent
of temperature and process as well as power supply voltage variations.
Following Eq. (12), the variation in output frequency due to process variation is given as
fP T AT =

C2 fref ηKB T
ln
C1 Vref
q

(

K2
K1

)
+

C2 fref ηKB T
∆V T H
C1 Vref
q

(16)

The temperature coeﬃcient (TC) of the output frequency is independent of process variation as the C2 /C1 is
insensitive to process variation. The delay of the CSRO is
2CL VT
CL
(
)
(
)
tp =
+
· ln
2
µCox W /L (VDD − VT )
µCox W /L (VDD − VT )
3002

(

1.5VDD − 2VT
0.5VDD

)
,

(17)
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(
)
where VT is the threshold voltage, CL is the load capacitance, and µCox W /L is the transconductance. As
Eq. (14) can be diﬀerentiated over a wide sensing range, its corresponding Taylor series expansion explains
the relationship between supply voltage and linearity. It can be seen that the higher order terms that add
nonlinearities can be suppressed using larger supply voltages, thus resulting in high linearity.

3. Results and discussion
The sensor is realized using 65 nm CMOS standard process. The layout of the smart sensor is depicted in
Figure 7. The estimated chip area (including V/F converter, integrator, VCO, and PTAT current generator)
is 0.003 mm 2 , excluding input/output pads. For the purpose of excitation and comparison, a reference voltage
of 550 mV and frequency of 10 MHz are given using ideal sources. The variation in VP T AT with temperature
is shown in Figure 8. It is concluded that the slope of voltage, VP T AT , curve is changing by 45% with increase
in temperature.

Figure 7. Layout of the proposed temperature sensor.

Figure 8. Variation in VPTAT with temperature.

The collective eﬀects of process and environmental variations on the temperature to frequency-based
sensor are observed at diﬀerent process corners, namely typical–typical (TT), slow–slow (SS), fast–fast (FF),
slow–fast (SF), and fast–slow (FS). The speed of each type of transistor, interconnect speed variations, and
environmental variations are used to define process corners (TT, SS, FF, SF, FS), as shown in Figure 9. The
variations in fP T AT across all process corners are listed in Table 1. Under nominal conditions, the sensor
generated a frequency of 801 KHz and 38.46 MHz at –55 ◦ C to +125 ◦ C, respectively. The eﬀective resolution
can be calculated using [11]
Resolution (◦ ) =

X −Y
,
Q−P

(18)
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Figure 9. Temperature–frequency behavior at diﬀerent process corners.

where P and Q are outputs at two temperatures Y and X, respectively. The eﬀective resolution of the sensor
under given conditions is 0.03 ◦ .
Table 1. Process corner variation.

Temperature (◦ C)
–55
27
125

Frequency (MHz)
FF
FS
SF
16.3 8.3
7.0
30.4 19
14.5
47.6 31.8 23.5

SS
3.8
9.2
15.7

TT
0.80
10.1
38.4

3.1. Transient response
In order to verify the online temperature monitoring behavior of the sensor, the temperature and time are swept
simultaneously from –55 to +125 ◦ C and from 0 to 10 µ s, respectively, and the variation in output frequency,
fP T AT , is observed. As shown in Figure 10, the fP T AT increases with the increment in temperature after every
clock cycle of 2 µ s. Usually, the on-chip temperature keeps on increasing with time; however, due to some
subcircuit failures, the chip temperature decreases. To illustrate this, after some increments in temperature a
lower temperature is deliberately chosen at 6 µ s to see the eﬀect. As can be seen from Figure 10, the fP T AT
keeps on increasing up to 6 µ s and then decreases. Therefore, the sensor can also be used to notify whether all
subcircuits of SoCs are working properly or not. The runtime behavior of the sensor is summarized in Table 2.
3.2. Power consumption
The power consumption of the on-chip sensor should be as minimal as possible; otherwise it would lead to selfheating issues. Figure 11 shows the variation in power consumption with temperature. The power consumption
varies from 154.9 nW to 8.8 µW for –55 ◦ C to +125 ◦ C, respectively. The power consumption exponentially
increases with temperature.
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Figure 10. Transient response of temperature sensor.
Table 2. Runtime variation of frequency with temperature noted from Figure 10.

Time (µs)
0–2
2–4
4–6
6–8
8–10

Temperature (◦ C)
–55
0
27
–55
120

Frequency (MHz)
0.81
5.67
10.1
2.4
36.67

Figure 11. Variation in power consumption with temperature.

4. Comparison with previous works and discussion
The comparison of this work with previous smart temperature sensors is given in Table 3. The main advantages
of the sensor, besides one-point calibration, are its small size and low power consumption. The sensor resulted
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in an area of 0.003 mm 2 smaller than the prior topologies and the power consumption of 1.92 µ W, surpassing
the previous works by at least 72%. The reduction in sensor area and power consumption makes it highly
resistant to spatial thermal gradients and self-thermal issues.
Table 3. Comparison with related works.

Year
Sensor type
Temp. range (◦ C)
CMOS tech. [nm]
VDD [V]
Resolution [◦ C]
Conv. rate [sample/s]
Calibration
Power consp. [µW]
Area [mm2 ]
*Postlayout results

This work∗
2015
Sub. MOS
–55 to 125
65
1
0.03
10K
1
1.92
0.003

[4]
2008
MOS
0 to 100
180
1
0.3
100
2
0.2∼0.31
0.05

[6]
2010
BJT
–70 to 125
65
1.2
0.03
2.2
1
10
0.1

[7]
2014
MOS
0 to 100
45
1
0.097
N.A.
1
181.8
0.001

[9]
2011
Sub. MOS
10 to 80
350
2.2–3
0.2
100
1
10–27
0.08

[12]
2011
MOS
0 to 100
220 /180
2.5
0.133
4.4K
1
437.5
N.A.

[13]
2013
BJT
–55 to 125
160
1.5–2
0.005
100
1
5.1
0.08

[14]
2013
MOS
0 to 110
65
1
0.94
469K
1
500
0.008

Since the results are based on the postlayout simulations carried in Cadence Virtuoso environment, the
calibration issues present in the actual chip are not dealt with. In [12], an analytical approach for one-point
calibration is explained. In [13], two techniques are reported: thermal and voltage calibration techniques. It
was also concluded in [13] that voltage calibration is a good alternative to thermal calibration techniques.
5. Conclusions
In this paper, a tiny ultralow power MOSFET-based temperature sensor, working in the subthreshold region
for a temperature range of –55 ◦ C to +125 ◦ C, was realized in 65 nm CMOS standard process. The sensor
uses the frequency-locked loop technique for generating frequency proportional to absolute temperature. The
use of simple signal conditioning circuitry instead of complex ADCs makes it compatible for most standard cell
libraries. With the simple circuitry and subthreshold operation, the sensor succeeded in consuming an ultralow
power of 1.92 µ W with an area of 0.003 mm 2 , thus outperforming at least 72% of the present topologies of
temperature sensors. The sensor requires one-point calibration as it is insensitive to process variations. The
minute size and low power consumption of the temperature sensor make it suitable for low power applications
as well as runtime approaches of DTM applications.
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